Measurement initialization circuitry

ABSTRACT

Measurement initialization circuitry is described. Propagation of a start signal through a variable delay line may be stopped by either of two stop signals. One stop signal corresponds to a rising edge of a reference clock signal. A second stop signal corresponds to a falling edge of the reference clock signal. The start signal propagation is stopped responsive to the first to arrive of the first and second stop signals. Accordingly, in some examples, start signal propagation through a variable delay line may be stopped responsive to either a rising or falling edge of the reference clock signal.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No.14/102,166, filed on Dec. 10, 2013, which is a continuation of U.S.patent application Ser. No. 13/074,945, filed on Mar. 29, 2011, U.S.Pat. No. 8,604,850. These applications and patent are incorporatedherein by reference, in its entirety, and for any purpose.

TECHNICAL FIELD

Embodiments of the invention relate generally to semiconductor memory,and particularly, to measurement initialization circuitry which may beused, for example, in delay locked loops.

BACKGROUND

In synchronous integrated circuits, the integrated circuit may beclocked by an external clock signal and perform operations atpredetermined times relative to the rising and falling edges of theapplied clock signal. Examples of synchronous integrated circuitsinclude synchronous memory devices such as synchronous dynamic randomaccess memories (“SDRAMs”), synchronous static random access memories(“SSRAMs”), and packetized memories like SLDRAMs and RDRAMs, and includeother types of integrated circuits as well, such as microprocessors. Thetiming of signals external to a synchronous memory device may bedetermined by the external clock signal, and operations within thememory device are typically synchronized to external operations. Forexample, data output may be placed on a data bus of the memory device insynchronism with the external clock signal, and the memory device mayoutput data at the proper times. To output data at proper timings, aninternal clock signal may be developed in response to the external clocksignal, and is typically applied to latches contained in the memorydevice to clock data. The internal clock signal and external clock mustbe synchronized to ensure the internal clock signal clocks the latchesat the proper times to successfully capture the commands. In the presentdescription, “external” refers to signals and operations outside of thememory device, and “internal” refers to signals and operations withinthe memory device. Moreover, although examples in the presentdescription are directed to synchronous memory devices, the principlesdescribed herein are equally applicable to other types of synchronousintegrated circuits.

To synchronize external and internal clock signals in modern synchronousmemory devices, a number of different approaches have been consideredand utilized, including delay locked loops (“DLLs”), as will beappreciated by those skilled in the art. As used herein, the termsynchronized includes signals that are coincident and signals that havea desired delay relative to one another. FIG. 1 is a schematicillustration of a conventional DLL circuit 100 for providing anapproximate delay that closely matches the phase difference betweeninput and output clock signals. The DLL circuit 100 uses a feedbackconfiguration that operates to feed back a phase difference-relatedsignal to control one or more delay lines, such as a variable delay line112, for advancing or delaying the timing of one clock signal to “lock”to a second clock signal.

An external clock signal is initially applied to the DLL circuit 100 andreceived by an input buffer 104 that provides a buffered clock signalDLY_REF to the DLL circuit 100. The DLY_REF signal is delayed relativeto the external clock signal due to a propagation delay of the inputbuffer 104. The DLY_REF signal is then applied to variable delay line112, which include a number of delay stages that are selected by a shiftregister 120 to apply a measured delay for adjusting the phase of theDLY_REF signal. The shift register 120 controls adjustments to thevariable delay line 112 by providing shift control signals 134 inresponse to receiving control signals from a phase detector 130. Inresponse to the shift control signals 134, the variable delay line 112applies a measured delay to adjust the phase of the DLY_REF signal nearthe desired phase for achieving the phase lock condition. The variabledelay line 112 generates an output signal CLK_OUT, whose phase iscompared to the DLY_REF signal to determine whether the lockingcondition has been achieved. The CLK_OUT signal is provided to a modeldelay circuit 140 that duplicates inherent delays added to the appliedexternal clock signal as it propagates through the delay loop, such asthe input buffer 104 plus output path delay that may occur after theDLL. The model delay circuit 140 then provides a feedback signal DLY_FBto the phase detector 130. The phase detector 130 compares the phases ofthe DLY_REF signal and the DLY_FB signal to generate shift selectionsignals 132 to the shift register 120 to control the variable delay line112. The shift selection signal instructs the shift register 120 toincrease the delay of the variable delay line 112 when the DLY_FB signalleads the DLY_REF signal, or decrease the delay in the opposite case.The delay may be increased or decreased by adding or subtracting anumber of stages used in the variable delay line 112, where the variabledelay line 112 includes a number of delay stages. In this manner, theDLL 100 may synchronize an internal clock signal CLK_OUT with anexternal clock signal.

As was described above, the DLL 100 may take a certain amount of time toachieve a “locked” condition. This time may be shortened if the variabledelay line 112 was initially set to a delay which approximates theanticipated needed delay to synchronize the internal and external clocksignals. Minimal delay may be preferable for locking purposes due tolower power being consumed. In order to provide this initial delay, someDLL circuits may include a measurement initialization capability. FIG. 2is a schematic illustration of a portion of a DLL including circuitryfor measurement initialization. To highlight the measurementinitialization circuitry, not all of the DLL circuitry (such as thephase detector) is shown in FIG. 2.

An external clock signal is provided to an input buffer 201 to generatea ref_clk signal. The ref_clk signal is provided to an input of amultiplexer 203. The multiplexer 203 may select an input correspondingto a control signal MUX received from a controller 210. Initially, themultiplexer 203 may be configured to allow the ref_clk signal to beprovided to the variable delay line 205. The variable delay line 205 maybe initially set to provide a minimal delay, that is set to minimize thet_(DLL) time shown in FIG. 2, such that minimal delay stages may beused. The variable delay line 205 may be set in this manner responsiveto a control signal vdl_cntrl from the controller 210. After the ref_clksignal passes through the variable delay line 205, it is provided to amodel delay 212. The model delay 212 may generally model delays outsideof the delay loop, such as delays from input buffers, etc. The modeldelay 212 then provides a signal to a t_(AC) trim block 214. The t_(AC)trim block 214 may generally compensate for access time delays asspecified by a particular system. The t_(AC) trim block 214 may thenprovide a signal to a latch 216, converting the received signal tosignal (e.g. an edge or pulse) a ‘Start’ signal. The ‘Start’ signal maybe provided to a buffer 218 which may then provide the signal to asecond input of the multiplexer 203. The multiplexer may be controlledto then provide the ‘Start’ signal to the variable delay line 205. Inthis manner, a ‘Start’ signal begins propagating through the variabledelay line 205.

The ref_clk signal may also be provided directly to the t_(AC) trimblock 214. The t_(AC) trim block 214 may then provide the delayed signalto a latch 220, which may convert the ref_clk signal to a signal,referred to as a ‘Stop’ signal (e.g. edge or pulse). The ‘Stop’ signalmay be provided to a buffer 222 and then provided to latches in thestages of the variable delay line 205. In this manner, the ‘Stop’ signalmay stop (e.g. latch) the ‘Start’ signal as it propagates through thevariable delay line 205. Information regarding the number of stages the‘Start’ signal propagated through before receipt of the ‘Stop’ signalmay be provided by the variable delay line 205 in the form of a vdl_meassignal indicating the stage at which the ‘Start’ signal was latched. Thecontroller 210 may accordingly set the variable delay line 205 to usethat number of stages through the vdl_cntl signal. In this manner, thevariable delay line 205 may be initialized to a particular number ofstages.

During normal operation, the multiplexer 203 is configured to select theref_clk input to provide to the variable delay line 205. The output ofthe variable delay line 205 may be provided to an output buffer 225 togenerate a synchronized output signal. Although not shown in FIG. 2,recall a phase detector may be used to compare the phase of the ref_clksignal and the clk_fb signal and adjust the delay of the variable delayline 205 during operation. Following lock, a delay between the externalclock signal and the synchronized output signal may be N*t_(CK).

FIG. 3 is a schematic illustration of another portion of a DLL includingcircuitry for implementing the measurement initialization scheme shownin FIG. 2. A flip-flop 302 may receive a high signal (e.g. a logic ‘1’,which may be V_(CC)) at its D input and a reference clock signal ref_clkat its clock input. The flip-flop 302 may provide a signal to the serialbuffers 304 and 306, modeling delay, as with the model delay 212 of FIG.2. The output of the buffer 306 may be considered the ‘Start’ signal andprovided to a variable delay line 310. The ‘Start’ signal from theoutput of the buffer 306 may also be provided to the D input of aflip-flop 312. The ref_clk signal may also be applied to the clock inputof the flip-flop 312. In this manner, the flip-flop 312 may provide a‘Stop’ signal at the next rising edge of the ref_clk signal followingthe receipt of the ‘Start’ signal. The ‘Stop’ signal may be provided tothe delay line 310 to latch the propagating ‘Start’ signal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic illustration of a conventional DLL circuit.

FIG. 2 is a schematic illustration of a portion of a DLL includingcircuitry for measurement initialization.

FIG. 3 is a schematic illustration of another portion of a DLL includingcircuitry for implementing the measurement initialization scheme shownin FIG. 2.

FIG. 4 is an example timing diagram illustrating operation of themeasurement in initialization schemes shown in FIGS. 2 and 3.

FIG. 5 is a schematic illustration of a DLL including measurementinitialization circuitry according to an embodiment of the presentinvention.

FIG. 6 is a schematic illustration of another portion of a DLL includingcircuitry for implementing the measurement initialization scheme shownin FIG. 5.

FIG. 7 is an example timing diagram illustrating operation of themeasurement in initialization schemes shown in FIGS. 5 and 6.

FIG. 8 is a schematic illustration of a portion of DLL circuitryincluding circuitry utilized to determine clock inversion in accordancewith embodiments of the present invention.

FIG. 9 is a schematic illustration of a portion of a memory according toan embodiment of the present invention.

DETAILED DESCRIPTION

Certain details are set forth below to provide a sufficientunderstanding of embodiments of the invention. However, it will be clearto one skilled in the art that embodiments of the invention may bepracticed without various of these particular details. In someinstances, well-known circuits, control signals, timing protocols, andsoftware operations have not been shown in detail in order to avoidunnecessarily obscuring the described embodiments of the invention.

Recall, as described above with reference to FIGS. 2 and 3, an initialnumber of stages of a variable delay line may be set by measuring thenumber of stages a ‘Start’ signal propagates through prior to receipt ofa ‘Stop’ signal. The examples described above generated the ‘Stop’signal based on a next rising edge of a reference clock signal followinggeneration of the ‘Start’ signal. This may generate unnecessary delay ininitializing the variable delay line in situations where a falling edgeof the clock signal arrives first following the generation of the‘Start’ signal.

FIG. 4 is an example timing diagram illustrating operation of themeasurement in initialization schemes shown in FIGS. 2 and 3. FIG. 4illustrates the ref_clk signal 410. At a time D1+D2 of delay following afirst rising edge of the ref_clk signal, the start signal 415transitions high. At a time corresponding to the next rising edge of theref_clk signal following the high transition of the start signal 415,the stop signal 420 transitions high. The shaded block 430 representsunnecessary added delay beyond the time of the next falling edge of theref_clk signal following transition of the start signal 415. That is, ifthe falling edge of the ref_clk signal could be used to initiate atransition of the stop signal 420, the amount of time required tomeasure an initialization delay through the variable delay line of a DLLmay be reduced.

Accordingly, embodiments of the present invention may utilize either arising or falling edge of a reference clock signal to generate a ‘Stop’signal, propagation the stopping of a ‘Start’ signal in a variable delayline. In many cases, this may save ½ t_(CK) of delay relative to systemsutilizing only the rising edge of a clock signal to generate a ‘Stop’signal.

FIG. 5 is a schematic illustration of a DLL including measurementinitialization circuitry according to an embodiment of the presentinvention. The measurement initialization circuitry includes manycomponents analogous to those shown in FIG. 2, which will not bedescribed here again for brevity. For example, input buffer 501, MUX503, t_(AC) trim block 514, model delay 512, output buffer 525, andlatch 526 operate in analogous manner with the corresponding componentsshown in FIG. 2. The ‘Start’ signal may be generated by the latch 526.However, the ‘Stop’ signal may be generated differently in theembodiment of FIG. 5. The latch 520 is configured to receive a delayedref_clk signal from the t_(AC) trim block 514. The latch 520 generates asignal (e.g. a pulse) both on the rising and the falling edge of theref_clk signal. The signal generated responsive to the rising edge ofthe ref_clk signal is provided to a buffer 522. The signal generatedresponsive to the falling edge of the ref_clk signal is provided to abuffer 523. In this manner, two ‘Stop’ signals may be generated—onecorresponding to a rising edge of the ref_clk signal, and one to thefalling edge.

The buffer 522 provides the ‘Stop’ signal generated responsive to therising edge of the ref_clk signal to the multiplexers 550 and 552. Thebuffer 523 provides the ‘Stop signal generated responsive to the fallingedge of the ref_clk signal to the multiplexer 552. The multiplexer 550may provide the received ‘Stop’ signal to the odd latches of thevariable delay line 505 during both a measurement initialization modeand a normal mode of operation. The multiplexer 550 may be implementedas a multiplexer or a buffer. However, the multiplexer 552 is configuredto receive a control signal, MeasEn, from the controller 510. When thecontrol signal MeasEn indicates measurement initialization mode, themultiplexer 552 may provide the ‘Stop’ signal generated responsive tothe falling edge of the ref_clk signal, e.g. the ‘Stop’ signal from thebuffer 523, to the even latches of the variable delay line 505. When thecontrol signal MeasEn indicates normal mode, however, the multiplexer552 provides the Stop signal generated responsive to the rising edge tothe even latches. Accordingly, during a normal mode of operation thebuffer 522 provides a ‘shift clock’ signal to both the even and oddlatches of the variable delay line 505. However, during measurementinitialization mode, the odd latches receive the ‘Stop’ signal from thebuffer 522 while the even latches receive the ‘Stop’ signal from thebuffer 523.

Accordingly, either the ‘Stop’ signal received from the buffer 522,generated responsive to a rising edge of the ref_clk signal, or the‘Stop’ signal received from the buffer 523, generated responsive to afalling edge of the ref_clk signal, may stop propagation of a ‘Start’signal through the variable delay line 505. In this manner, a ½ t_(CK)time may be saved when the falling edge of the ref_clk signal is thenext edge after the ‘Start’ signal begins propagating through thevariable delay line 505. That is, once the ‘Start’ signal beginspropagating through the variable delay line 505, it will stoppropagating through the variable delay line 505 responsive to the firstto occur of the next rising edge of the ref_clk signal or the nextfalling edge of the ref_clk signal.

For example, recall the multiplexer 503 may initially provide theref_clk signal to the variable delay line 505. The variable delay line505 may then provide a delayed version of the ref_clk signal to themodel delay 512. The model delay 512 may provide a further delayedversion of the ref_clk signal to the t_(AC) trim block 514. The t_(AC)trim block 514 may provide the delayed version of the ref_clk signal tothe latch 526, generating the ‘Start’ signal, which may be a pulse or anedge, for example. The ‘Start’ signal is provided to the buffer 518which in turn provides the signal to the multiplexer 503. Themultiplexer 503 may receive a MUX signal from the controller 510indicating measurement initialization mode, and select the inputreceived from the buffer 518 (the lower shown input in FIG. 5) toprovide to the variable delay line 505. Responsive thereto, the ‘Start’signal begins propagating through the variable delay line 505.

Recall also the ref_clk signal may be provided to the t_(AC) trim block514. The delayed ref_clk signal may then be provided to the latch 520,which generates a ‘Stop’ signal responsive to both the rising and thefalling edge of the ref_clk signal received by the latch 520. The signalgenerated responsive to the rising edge may be provided to themultiplexer 550, while the signal generated responsive to the fallingedge may be provided to the multiplexer 552. During measurementinitialization mode, the multiplexer 550 may be configured to providethe signal generated responsive to the rising edge to the odd latches ofthe variable delay line 505 and the multiplexer 552 may be configured toprovide the signal generated responsive to the falling edge to the evenlatches of the variable delay line 505. Whichever signal arrives firstafter the ‘Start’ signal begins propagating through the variable delayline 505 may stop the propagation of the variable delay line. A numberof stages through which the ‘Start’ signal propagates, which may berepresented by the vdl_meas signal, may be used to set an initial delayamount of the variable delay line during normal operation mode. Thevdl_meas signal may indicate whether an even or odd number of stages hadbeen propagated through. As will be described further, this may be usedto determine whether or not to employ input clock inversion.

In this manner, the total delay between an external clock and asynchronized output clock may be (N—½)t_(CK) in some examples and may beNt_(CK) in other examples. Accordingly, the total delay is written inFIG. 5 as N′*0.5t_(CK) where N′*0.5=(N−½) or (N).

FIG. 6 is a schematic illustration of another portion of a DLL includingcircuitry for implementing the measurement initialization scheme shownin FIG. 5. A high signal (e.g. a logic ‘1’, which may be Vcc) may beprovided to a data input of a flip-flop 610, while a reference clocksignal is provided to the clock input of the flip-flop 610. The Q outputof the flip-flop 610 may be connected to buffer 612 which in turn iscoupled to buffer 614. The buffers 612 and 614 provide a delay of D1+D2.The output of the buffer 614 may be considered the ‘Start’ signal whichmay begin propagating through a variable delay line 620. The Startsignal may be provided to a data input of 622, and the ref_clk signalprovided to the clock input of 622. An inverted ref_clk signal may beprovided to another clock input of 622. The Q output of 622 may thenprovide a ‘Stop’ signal to the delay line 620. The ‘Stop’ signalprovided by the Q output of 622 may correspond to a rising edge of theref_clk signal. The Q output of 622 may also provide a ‘Stop’ signal,shown as ‘Stop2’ in FIG. 6 to the variable delay line 620. The ‘Stop2’signal may correspond to a falling edge of the ref_clk signal. In thismanner, the first to arrive of the ‘Stop’ or the ‘Stop2’ signal may stoppropagation of the ‘Start’ signal through the variable delay line 620.

FIG. 7 is an example timing diagram illustrating operation of themeasurement in initialization schemes shown in FIGS. 5 and 6. Theref_clk signal 700 is shown. Following a delay period of D1+D2 after arising edge of the ref_clk signal 700, the Start signal 710 transitionshigh. The Stop signal 720 transitions high at the next falling edge ofthe ref_clk signal 700. The transition of the Stop signal 720 may stoppropagation of the Start signal through a variable delay line. Notethat, in contrast to the timing diagram in FIG. 4, the ability togenerate a Stop signal transition responsive to a falling edge of theref_clk signal has saved ½ a ref_clk period of time in propagating theStart signal through the variable delay line.

As has been described above, embodiments of the present invention mayinclude measurement initialization circuitry configured to stoppropagation of a ‘Start’ signal through a variable delay line at eithera rising or a falling edge of a reference clock signal. Embodiments ofthe present invention may further utilize information about thepropagation of the ‘Start’ signal in deciding whether or not to invert aclock signal used in a DLL. In some examples, the identification ofwhich ‘Stop’ signal stopped the propagation of the ‘Start’ signal may beused to decide when to utilize clock inversion.

FIG. 8 is a schematic illustration of a portion of DLL circuitryincluding circuitry utilized to determine clock inversion in accordancewith embodiments of the present invention. The measurementinitialization circuitry shown in FIG. 8 is the same as that shown inFIG. 5, with the same reference numbers used. Those common elements willnot be described here again for brevity. Recall, however, that followinga measurement initialization mode, a vdl_meas signal from the variabledelay line 505 may indicate how far the ‘Start’ signal propagatedthrough the variable delay line 505 during measurement initialization.The ‘Start’ signal may be stopped responsive to a ‘Stop’ signalgenerated using either a rising or a falling edge of a ref_clk signal.The vdl_meas signal may be indicative of which ‘Stop’ signal stopped thepropagation.

In some examples, a DLL may be able to achieve a faster locked conditionif either a ref_clk signal or a feedback clock signal are inverted priorto comparison by a phase detector. Examples of the present invention maymake a determination about whether to invert a ref_clk signal or afeedback clock signal based on information obtained during themeasurement initialization mode. Referring to FIG. 8, a phase detector805 is shown which, during normal operation is configured to receive aref_clk signal from the buffer 501 and a fb_clk signal from the modeldelay block 512 (after TACtrim block). The phase detector 805 may thencompare the phase of the ref_clk and fb_clk signals and provide aphase-dependent output signal to the variable delay line 505 to increaseor decrease the delay of the variable delay line.

The vdl_meas signal corresponding to a number of stages through whichthe ‘Start’ signal propagated during measurement initialization mode maybe provided to the controller 510. The controller 510 may generate anInvert signal based on the vdl_meas signal. In particular, if thevdl_meas signal indicates that the ‘Start’ signal was latched on afalling edge of the ref_clk signal, for example the ‘Start’ signal waslatched by an even latch of the variable delay line 505. That is, if the‘Stop’ signal generated in accordance with the falling edge of theref_clk signal and provided to the even latches of the variable delayline 505 through the multiplexer 552 latched the ‘Start’ signal, thatmay indicate that the DLL may be able to lock faster during normal modeif a clock signal was inverted prior to phase detection. Accordingly,the controller 510 may generate an Invert signal causing a clock signalto be inverted prior to phase detection. This may be implemented in anyof a variety of ways, including inverting the ref_clk signal before orafter it traverses the variable delay line. In one example, the Invertsignal may be provided to the input buffer 501 to cause the input bufferto serve as an inverting buffer and provide an inverted ref_clk signalto the phase detector 805. In another example, the Invert signal may beprovided to the multiplexer 503 to cause the multiplexer 503 to act asan inverting multiplexer and pass an inverted ref_clk signal to thevariable delay line 505. Other locations for inversion are possible, butnote that the inversion decision may be made based on a location oflatching the ‘Start’ signal. That is, an input clock may be inverted atthe input buffer, before entering the delay line, or after traversingthe delay line but before input to the phase detector.

FIG. 9 is a schematic illustration of a portion of a memory 900according to an embodiment of the present invention. The memory 900includes an array 902 of memory cells, which may be, for example, DRAMmemory cells, SRAM memory cells, flash memory cells, or some other typeof memory cells. The memory system 900 includes a command decoder 906that receives memory commands through a command bus 908 and generatescorresponding control signals within the memory system 900 to carry outvarious memory operations. The command decoder 906 responds to memorycommands applied to the command bus 908 to perform various operations onthe memory array 902. For example, the command decoder 906 is used togenerate internal control signals to read data from and write data tothe memory array 902. Row and column address signals are applied to thememory system 900 through an address bus 920 and provided to an addresslatch 910. The address latch then outputs a separate column address anda separate row address.

The row and column addresses are provided by the address latch 910 to arow address decoder 922 and a column address decoder 928, respectively.The column address decoder 928 selects bit lines extending through thearray 902 corresponding to respective column addresses. The row addressdecoder 922 is connected to word line driver 924 that activatesrespective rows of memory cells in the array 902 corresponding toreceived row addresses. The selected data line (e.g., a bit line or bitlines) corresponding to a received column address are coupled to aread/write circuitry 930 to provide read data to a data output buffer934 via an input-output data bus 940. Write data are applied to thememory array 902 through a data input buffer 944 and the memory arrayread/write circuitry 930.

A clock signal generator 950 is configured to receive an external clocksignal and generate a synchronized internal clock signal in accordancewith embodiments of the present invention. The clock signal generator950 may include, for example, a DLL including a portion of the DLL shownin FIGS. 5, 6, and/or 8. The clock signal generator 950 may receive anexternal clock signal applied to the memory system 900 and may generatea synchronized internal clock signal which may be supplied to thecommand decoder 906, address latch 910, and/or input buffer 944 tofacilitate the latching of command, address, and data signals inaccordance with the external clock.

Memory systems in accordance with embodiments of the present inventionmay be used in any of a variety of electronic devices including, but notlimited to, computing systems, electronic storage systems, cameras,phones, wireless devices, displays, chip sets, set top boxes, or gamingsystems.

From the foregoing it will be appreciated that, although specificembodiments of the invention have been described herein for purposes ofillustration, various modifications may be made without deviating fromthe spirit and scope of the invention.

What is claimed is:
 1. An apparatus, comprising: a delay line configuredto receive a first signal at an input and propagate the first signalthrough the delay line, wherein the delay line is further configured toreceive a second signal that is provided responsive to a first edge of afirst clock signal following receipt of the first signal, receive athird signal that is provided responsive to a second edge of the firstclock signal following receipt of the first signal, and stop thepropagation of the first signal responsive to receipt of either thesecond or third signals.
 2. The apparatus of claim 1, wherein the delayline is further configured to: provide a measurement signal indicativeof a number of delay stages of the delay line through which the firstsignal propagated before the receipt of either the second or thirdsignals.
 3. The apparatus of claim 1, wherein the delay line comprisesodd and even latches.
 4. The apparatus of claim 3, wherein the oddlatches are configured to receive the second signal and wherein the evenlatches are configured to receive the third signal.
 5. The apparatus ofclaim 3, wherein the delay line is further configured to provide ameasurement signal indicative of whether the first signal was stopped byone of the odd latches or one of the even latches.
 6. The apparatus ofclaim 1, further comprising a multiplexer coupled to the delay line andconfigured to selectively provide the first clock signal or a secondclock signal.
 7. The apparatus of claim 6, wherein the multiplexercomprises an inverting multiplexer and is configured to provide thedelay line with an inverted clock signal.
 8. A method comprising:propagating a first signal through a delay line; stopping propagation ofthe first signal responsive to receipt of a second signal at the delayline; and generating a measurement signal indicating how far the firstsignal propagated through the delay line.
 9. The method of claim 8,further comprising adjusting a delay provided to the first signal by thedelay line.
 10. The method of claim 9, wherein adjusting the delayprovided to the first signal by the delay line comprises adding orsubtracting a number of delay stages used included in the delay line.11. The method of claim 9, further comprising providing a first clocksignal from the delay line.
 12. The method of claim 11, furthercomprising synchronizing the first clock signal with a second clocksignal by adjusting the delay provided by the delay line.
 13. A methodcomprising: providing a measurement signal indicative of a number ofdelay stages in a delay line through which a first signal has propagatedbefore a second signal has been received; setting a delay amount of thedelay line for the device, wherein the delay amount is based, at leastin part, on the measurement signal; and determining whether to providean invert signal based on the measurement signal.
 14. The method ofclaim 13, further comprising providing an inverted clock signal byapplying the invert signal to a first clock signal.
 15. The method ofclaim 14, wherein the invert signal is applied before detecting thephase difference between the first clock signal and a second clocksignal.
 16. The method of claim 14, wherein the invert signal is appliedto the first clock signal before the first clock signal traverses thedelay line.
 17. The method of claim 14, wherein the invert signal isapplied to the first clock signal after the first clock signal traversesthe delay line.
 18. The method of claim 13, wherein the invert signal isprovided to a buffer.
 19. The method of claim 18, wherein the buffercomprises an inverting buffer and is configured to provide a phasedetector with an inverted clock signal.
 20. The method of claim 13,wherein the measurement signal is further indicative of whether thesecond signal is based on a first edge of a clock signal or a secondedge of a clock signal.
 21. The method of claim 13, wherein determiningwhether to apply the invert signal to the first clock signal is furtherbased on whether the measurement signal is even or odd.